Elixir M2F2G64CB8HA4N-CG Fiche technique Page 2

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 22
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 1
M2F1G64CB88A4N / M2F2G64CB8HA4N
1GB: 128M x 64 / 2GB: 256M x 64
Unbuffered DDR3 SDRAM DIMM Preliminary
REV 0.1 2
06/2008
© NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Ordering Information
Speed
Organization
Leads
Power
Note
533MHz (1.875ns@ CL = 7)
DDR3-1066
PC3-8500
128Mx64
Gold
1.5V
667MHz (1.5ns@ CL = 9)
DDR3-1333
PC3-10660
800 MHz(1.25ns@ CL = 9)
DDR3-1600
PC3-12800
533MHz (1.875ns@ CL = 7)
DDR3-1066
PC3-8500
256Mx64
667MHz (1.5ns@ CL = 9)
DDR3-1333
PC3-10660
800 MHz(1.25ns@ CL = 9)
DDR3-1600
PC3-12800
Pin Description
Pin Name
Description
Pin Name
Description
A0-A13
Address Inputs
SCL
Serial Presence Detect Clock Input
BA0BA2
SDRAM Bank select
SDA
Serial Presence Detect Data input/output

Row Address Strobe
SA0-SA2
Serial Presence Detect Address Inputs

Column Address Strobe
V
DD
SDRAM core power supply

Write Enable
V
DDQ
SDRAM I/O Driver power supply
, 
Chip Selects
V
REFDQ
SDRAM I/O reference supply
CKE0-CKE1
Clock Enable
V
REFCA
SDRAM command/address reference supply
ODT0-ODT1
On die termination control lines
V
SS
Ground
DQ0-DQ63
Data input/output
V
DDSPD
Serial EEPROM positive power supply
DQS0-DQS7
-
SDRAM differential data strobes
NC
No Connect
DM0-DM7
Input Data Mask/High Data Strobes
V
TT
SDRAM I/O termination supply
CK0-CK1,
-
Differential Clock Inputs

Set DRAMs to Know State
Note: CK1,  , OTD1 and CKE1 are used for 2GB module only.
Vue de la page 1
1 2 3 4 5 6 7 ... 21 22

Commentaires sur ces manuels

Pas de commentaire